

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/042,103	01/07/2002	James W. Allen	AUS920010797US1	6889
45327 75	590 04/21/2005		EXAM	INER
IBM CORPO	RATION (CS)		JEAN GILL	ES, JUDE
C/O CARR LL	P			
670 FOUNDERS SQUARE			ART UNIT	PAPER NUMBER
900 JACKSON STREET			2143	
DALLAS, TX 75202			DATE MAILED: 04/21/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/042,103	ALLEN ET AL.
Office Action Summary	Examiner	Art Unit
	Jude J. Jean-Gilles	2143
The MAILING DATE of this communication ap	ppears on the cover sheet with the c	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a reply be tin ply within the statutory minimum of thirty (30) day I will apply and will expire SIX (6) MONTHS from te. cause the application to become ABANDONE	nely filed  s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on 07	lanuary 2002	
	is action is non-final.	
3) Since this application is in condition for allowa		osecution as to the merits is
closed in accordance with the practice under	•	
Disposition of Claims		
·	_	
4) Claim(s) 1-18 is/are pending in the application		
4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed.	awn from consideration.	
6)⊠ Claim(s) <u>1-18</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/o	or election requirement.	
Application Papers	•	
9) The specification is objected to by the Examin	or.	
10) The drawing(s) filed on is/are: a) acc		Evaminar
Applicant may not request that any objection to the	-	
Replacement drawing sheet(s) including the correct		<b>, ,</b>
11) The oath or declaration is objected to by the E		- · · · · · · · · · · · · · · · · · · ·
Priority under 35 U.S.C. § 119	,	
12) ☐ Acknowledgment is made of a claim for foreign	n ngaritu undar 25 LLC C S 440(a)	) (d) or (6)
a) ☐ All b) ☐ Some * c) ☐ None of:	in phonty under 33 U.S.C. § 119(a)	)-(u) or (i).
1.☐ Certified copies of the priority documen	its have been received	
2. Certified copies of the priority documen		on No.
3. Copies of the certified copies of the price		
application from the International Burea		_
* See the attached detailed Office action for a list	t of the certified copies not receive	ed.
Attachment(s)    X Notice of References Cited (PTO-892)	<b></b>	(DTO 440)
1) \( \sqrt{1}\) Notice of References Cited (PTO-892) 2) \( \sqrt{1}\) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Linterview Summary Paper No(s)/Mail Da	
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08	) 5) 🔲 Notice of Informal P	atent Application (PTO-152)
Paper No(s)/Mail Date  S. Patent and Trademark Office	6) Other:	
<u> </u>	Action Summary Pa	urt of Paper No./Mail Date 04152005
, <del>do</del>		

Art Unit: 2143

This office action is responsive to communication filed on 01/07/2002.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. **Claims 1-18** are rejected under 35 U.S.C. 103(a) as being unpatentable over Thaller et al (Thaller), U.S. Patent No. 5,555,382 in view of Burns et al (Burns), U.S. Patent No. 6,754,838 B2.

Regarding **claim 1**, Thaller teaches the invention substantially as claimed.

Thaller discloses a multiprocessor system comprising:

a first microprocessor having one or more interfacing logics including a first interfacing logic, the first microprocessor being clocked by a first system clock (*fig. 2, items 14, 202, 226, 234-236, 260; column 7, lines 27-53*);

a memory controller connected to the first interfacing logic through at least a first bus for transmitting at least a first signal from the memory controller to the first interfacing logic, the memory controller being clocked by a second system clock (*fig. 2, items 18, 106, 114-116; column 6, lines 27-57*); and

second microprocessor connected to the memory controller through at least a second bus for transmitting at least a second signal from the memory

Art Unit: 2143

controller to the second processor, the second bus requiring a first period of time more to transmit the second signal than what the first bus requires to transmit the first signal. However, Thaller does not specifically teach the first interfacing logic delaying the first signal by the first period of time so that the first and the second signals are respectively received by the first and the second microprocessors substantially at the same time (*fig. 2, items 16, 202, 102, 260, 232-236; column 7, lines 4-60*).

In the same field of endeavor, Burns teaches "... a system capable of transmitting data to a plurality of processors generating two clock signals, the length of which when traced differ by the amount of tuning etch required to add sufficient delay to the forwarded clock signals transmitted to the processors..." [see Burns, fig. 4, items 300, 100a-b, 8, 370, 390; column 6, lines 28-67; column 7, lines 1-44].

Accordingly, it would have been obvious to one of ordinary skill in the networking art at the time the invention was made to have incorporated Burns' teachings of an interfacing logic delaying a first and a second signals to two microprocessors at relative same time, with the teachings of Thaller, for the purpose of "providing a transmission scheme that offers reliable data transfer between devices while minimizing latency and skew and maximize bandwidth.." as stated by Burns in lines 12-19 of column 3. Thaller also provides motivation to combine by disclosing a bus arbiter that reduces idle time and avoids wastage of bus bandwidth in lines 1-4 of column 5. By this rationale, claim 1 is rejected.

Regarding **claim 2**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the second microprocessor comprises a second interfacing logic connected to the second bus [see *Thaller*, fig. 1, items 28, 12; column 6, lines 4-57]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 2 [see *Burns*, column 3, lines 12-19; see *Thaller*, column 5, lines 1-4]. By this rationale **claim 2** is rejected.

Regarding **claim 3**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the second microprocessor comprises a second interfacing logic connected to the second bus, and wherein the second interfacing logic does not delay the second signal [see Thaller, column 53, lines 45-67; column 54, lines 1-42]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 3 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale **claim 3** is rejected.

Regarding **claim 4**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the second microprocessor comprises a second interfacing logic connected to the second bus, and wherein the first interfacing logic delays the first signal by a second period of time and the second interfacing logic delays the second signal by a third period of time so that the first and the second signals are respectively received by the first and the second microprocessors substantially at the same time

Art Unit: 2143

[see Burns, fig. 4, items 300, 100a-b, 8, 370, 390; column 6, lines 28-67; column 7, lines 1-44]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 4 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale claim 4 is rejected.

Regarding **claim 5**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the memory controller comprises an address switch [see *Thaller, fig. 3A, items 202, 262; column 22 , lines 27-64*]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 5 [see *Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4*]. By this rationale **claim 5** is rejected.

Regarding **claim 6**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the first and the second signals carry the same data. [see *Thaller, fig. 1, items 28, 12; column 6, lines 4-57*]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 6 [see *Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4*]. By this rationale **claim 6** is rejected.

Regarding **claim 7**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the first interfacing logic comprises:

a first multiplexer configured for receiving the first signal and generating a first multiplexer output signal and controlled by a first control signal [see *Thaller*, *items* 262, column 8, lines 32-67];

a first storage component connected to the first multiplexer for receiving the first multiplexer output signal from the first multiplexer and for providing a first storage-component output signal to the first multiplexer, the first storage component being clocked by a first control clock derived from the second system clock [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a second multiplexer configured for receiving the first signal and generating a second multiplexer output signal and controlled by a second control signal [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a second storage component connected to the second multiplexer for receiving the second multiplexer output signal from the second multiplexer and for providing a second storage-component output signal to the second multiplexer, the second storage component being clocked by a second control clock derived from the second system clock [see *Thaller*, *fig. 3B*, *items 232*; *column 7*, *lines 4-60*];

a third multiplexer connected to at least the first and the second storage components for receiving the first and the second storage-component output signals and for generating a third multiplexer output signal, the third multiplexer being controlled by a third control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]; and

Art Unit: 2143

a third storage component connected to the third multiplexer for receiving the third multiplexer output signal from the third multiplexer and clocked by a third control clock derived from the first system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 7 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale claim 7 is rejected.

Regarding **claim 8**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the first interfacing logic comprises:

a first multiplexer configured for receiving the first signal and generating a first multiplexer output signal and controlled by a first control signal [see *Thaller*, *items* 262; column 8, lines 32-67];

a first storage component connected to the first multiplexer for receiving the first multiplexer output signal from the first multiplexer and for providing a first storage-component output signal to the first multiplexer, the first storage component being clocked by a first control clock derived from the second system clock[see Thaller, items 262; column 8, lines 32-67];

a second multiplexer configured for receiving the first signal and generating a second multiplexer output signal and controlled by a second control signal [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a second storage component connected to the second multiplexer for receiving the second multiplexer output signal from the second multiplexer and for providing a

Art Unit: 2143

second storage-component output signal to the second multiplexer, the second storage component being clocked by a second control clock derived from the second system clock [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a third multiplexer configured for receiving the first signal and generating a third multiplexer output signal and controlled by a third control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a third storage component connected to the third multiplexer for receiving the third multiplexer output signal from the third multiplexer and for providing a third storage-component output signal to the third multiplexer, the third storage component being clocked by a third control clock derived from the second system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a fourth multiplexer connected to at least the first, the second, and the third storage components for receiving the first, the second, and the third storage-component output signals and for generating a fourth multiplexer output signal, the fourth multiplexer being controlled by a fourth control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]; and

a fourth storage component connected to the fourth multiplexer for receiving the fourth multiplexer output signal from the fourth multiplexer and clocked by a fourth control clock derived from the first system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 8 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale claim 8 is

Art Unit: 2143

rejected.

Regarding **claim 9**, the combination Thaller-Burns teaches the multiprocessor system of claim 1, wherein the first interfacing logic comprises:

a first multiplexer configured for receiving the first signal and generating a first multiplexer output signal and controlled by a first control signal [see *Thaller*, *items* 262; column 8, lines 32-67];

a first storage component connected to the first multiplexer for receiving the first multiplexer output signal from the first multiplexer and for providing a first storage-component output signal to the first multiplexer, the first storage component being clocked by a first control clock derived from the second system clock [see Thaller, items 262; column 8, lines 32-67];

a second multiplexer configured for receiving the first signal and generating a second multiplexer output signal and controlled by a second control signal [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a second storage component connected to the second multiplexer for receiving the second multiplexer output signal from the second multiplexer and for providing a second storage-component output signal to the second multiplexer, the second storage component being clocked by a second control clock derived from the second system clock [see Thaller, fig. 3 A, items 262; column 8, lines 32-67];

a third multiplexer configured for receiving the first signal and generating a third multiplexer output signal and controlled by a third control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a third storage component connected to the third multiplexer for receiving the third multiplexer output signal from the third multiplexer and for providing a third storage-component output signal to the third multiplexer, the third storage component being clocked by a third control clock derived from the second system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a fourth multiplexer configured for receiving the first signal and generating a fourth multiplexer output signal and controlled by a fourth control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a fourth storage component connected to the fourth multiplexer for receiving the fourth multiplexer output signal from the fourth multiplexer and for providing a fourth storage-component output signal to the fourth multiplexer, the fourth storage component being clocked by a fourth control clock derived from the second system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23];

a fifth multiplexer connected to at least the first, the second, the third, and the fourth storage components for receiving the first, the second, the third, and the fourth storage-component output signals and for generating a fifth multiplexer output signal, the fifth multiplexer being controlled by a fifth control signal [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]; and

a fifth storage component connected to the fifth multiplexer for receiving the fifth multiplexer output signal from the fifth multiplexer and clocked by a fifth control clock derived from the first system clock [see Burns, fig. 4, Mux1; column 6, lines 28-67; column 7, lines 1-67; column 8, lines 1-23]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 9 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale claim 9 is rejected.

Regarding **claim 10**, the combination Thaller-Burns teaches the multiprocessor system comprising:

a memory controller having one or more interfacing logics including a first interfacing logic, the memory controller being clocked by a first system clock [see Thaller, fig. 2, items 18, 114-116, 106, column 6, lines 27-57; column 7, lines 4-26];

a first microprocessor connected to the first interfacing logic through at least a first bus for transmitting at least a first signal from the first microprocessor to the first interfacing logic, the first microprocessor being clocked by a second system clock [see *Thaller, fig. 2, items 14, 202, 226, 234-236, 260; column 7, lines 27-53*); and

a second microprocessor connected to the memory controller through at least a second bus for transmitting at least a second signal from the second processor to the memory controller, the second bus requiring a first period of time more to transmit the second signal than what the first bus requires to transmit the first signal [see *Thaller*, *fig.* 2, *items* 16, 202, 102, 260, 232-236; *column* 7, *lines* 4-60), the first interfacing logic delaying the first signal by the first period of time so that the first and the second signals

Art Unit: 2143

are respectively received by the first and the second microprocessors substantially at the same time [see Burns, fig. 4, items 300, 100a-b, 8, 370, 390; column 6, lines 28-67; column 7, lines 1-44]. The same motivation that was utilized in the combination of claim 1, applies equally as well to claim 10 [see Burns, column 3, lines 12-19; see Thaller, column 5, lines 1-4]. By this rationale claim 10 is rejected.

Regarding dependent claim 11, claim 11 is substantially the same as claim 2, and is thus rejected for reasons similar to those in rejecting claim 2.

Regarding dependent claim 12, claim 12 is substantially the same as claim 3, and is thus rejected for reasons similar to those in rejecting claim 3.

Regarding dependent claim 13, claim 13 is substantially the same as claim 4, and is thus rejected for reasons similar to those in rejecting claim 4.

Regarding dependent claim 14, claim 14 is substantially the same as claim 5, and is thus rejected for reasons similar to those in rejecting claim 5.

Regarding dependent claim 15, claim 15 is substantially the same as claim 6, and is thus rejected for reasons similar to those in rejecting claim 6.

Regarding dependent claim 16, claim 16 is substantially the same as claim 7, and is thus rejected for reasons similar to those in rejecting claim 7.

Regarding dependent claim 17, claim 17 is substantially the same as claim 8, and is thus rejected for reasons similar to those in rejecting claim 8.

Regarding dependent claim 18, claim 18 is substantially the same as claim 9, and is thus rejected for reasons similar to those in rejecting claim 9.

Art Unit: 2143

Conclusion

4. Any inquiry concerning this communication or earlier communications from

examiner should be directed to Jude Jean-Gilles whose telephone number is

(571) 272-3914. The examiner can normally be reached on Monday-Thursday

and every other Friday from 8:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the

examiner's supervisor, David Wiley, can be reached on (571) 272-3923. The fax

phone number for the organization where this application or proceeding is

assigned is (703) 305-3719.

Any inquiry of a general nature or relating to the status of this application

or proceeding should be directed to the receptionist whose telephone number is

(703) 305-3900.

Jude Jean-Gilles

Patent Examiner

Art Unit 2143

JJG

April 15, 2005

Jo.

DAVIDWILEY

SUPERVISORY PATENT EXAMINER

Page 13

TECHNOLOGY CENTER 2100